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Abstract: Within the conventional system, power consumption is high and costly. The device is within just 
one condition at any given time, the condition it's in at any time is known as the present condition. It may 
vary from one condition to a different when initiated with a triggering event or condition, this really is 
known as transition. Field programmable gate arrays (FPGAs) are extensively utilized in verification of 
the conceptual design e small quantity. This paper presents design and simulation of the power efficient 
traffic light controller (PTLC). The primary focus is on simulation and optimization of PTLC design and 
computing its speed of operation. The style of PTLC is preferable to conventional when it comes to LUT’s 
(quantity of gates), complexity, size and price. Within this research paper a manuscript PTLC is given the 
absolute minimum quantity of LEDs which fairly improves its performance and helps make the design 
efficient when it comes to speed and memory regarding conventional design. The traditional traffic light 
controller continues to be implemented using microcontroller and FPGA’s. The study paper by 
Parasmani in 2013 mentioned using FPGA to create a sophisticated traffic light controller which utilizes 
the sensor to keep the continual traffic flow therefore, the power consumption is simply too high which 
may be reduced through the design PTLC. The novel style of PTLC is definitely an economical and 
shares the figures of high integration, low power and versatility. The PTLC continues to be implemented 
using FPGA. FPGA has numerous advantages because the speed, quantity of input/output ports and 
gratification. This technique continues to be effective tested and implemented in hardware using Xilinx v 
10.1 software programs using High Speed Integrated circuit hardware description language (VHDL), 
RTL and technology schematic are incorporated to validate simulation results. 
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I. INTRODUCTION 
A finite condition machine (FSM) is really a 
mathematical type of computation accustomed to 
design the consecutive logic circuits. The device is 
within just one condition at any given time, the 
condition it's in at any time is known as the present 
condition. The traffic flows, available road space, 
layout and stages sequences will all affect delay. 
The effective installation will impose the minimum 
delay on all traffic, in line with safety. In electronic 
systems when producing a custom IC becomes 
costly because of small quantity, FPGAs are 
extensively utilized in verification of the 
conceptual design [1]. Because of very high cost 
creating a mask manufacture of a custom VLSI 
specifically for small quantity, system designs are 
actually implemented in Field Programming Gate 
Arrays. Within this paper the primary objective 
ended up being to design a traffic light controller 
that is power efficient that is made by reducing the 
amount of LEDs and by using motor. In a signal-
controlled junction, vehicular visitors are allowed 
to circulate inside a strictly controlled manner. 
Within the conventional traffic light system you 
will find four LEDs utilized on each sides to be 
able to lessen the power consumption we utilize 
motor and lower the amount of LEDs to 5. All of 
the red LEDs will invariably stick to and yellow , 
eco-friendly LEDs switch on using the 
synchronization of motor. The motor will rotate 
each time following the yellow Brought. The eco-
friendly Brought will stay on and then yellow then 
your motor will rotate 90’ towards the south 
direction and again the eco-friendly may sump and 
also the red Brought from the north direction will 
proceed to the east direction and therefore the 
rotation continue through whole cycle. Finite 
condition machine has been utilized to manage the 
traffic lights in the intersection of the north-south 
as well as an east-west route [2]. Initially all RED 
signals take prescription after couple of seconds, 
Eco-friendly of the signal light in a single 
particular direction is going to be Onto permit the 
traffic in straight, left and right pathways. The 
PTLC program allows completing modification 
according to needs i.e. the time is split in a way the 
clock period could be elevated or decreased as 
reported by the load of traffic on the highway [3]. 
The street with high-traffic is going to be permitted 
a far more clock period than the usual road having 
a low traffic. The machine continues within this 
loop. This paper has a motor that will rotate 
following the yellow signaling. North bound traffic 
will begin having a eco-friendly signal light while 
others being red ,the traffic is going to be stopped. 
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Fig.1.Block diagram of proposed system 
II. METHODOLOGY 
A finite condition machine (FSM) is really a 
mathematical type of computation accustomed to 
design the consecutive logic circuits. The device is 
within just one condition at any given time, the 
condition it's in at any time is known as the present 
condition. It may vary from one condition to a 
different when initiated with a triggering event or 
condition, this really is known as transition. The 
output is created through the system to be able to 
the response from the input signal from input 
handling module. Within this design, PTLC utilizes 
a standard two process finite condition machine 
where one process can be used to alter states of 
each and every clock cycle as the other process can 
be used to combinatorial calculate exactly what the 
next condition ought to be in line with the current 
inputs and also the current condition. The 
traditional TLC System is going to be using three 
LED’s (red,eco-friendly,and yellow) in every 
direction where Red Brought means visitors to be 
stopped, Eco-friendly Brought means visitors to be 
permitted and Yellow Brought means traffic will 
stopped in couple of seconds. The motor will rotate 
each time following the yellow Brought. The eco-
friendly Brought will stay on and then yellow then 
your motor will rotate 90’ towards the south 
direction and again the eco-friendly may simp and 
also the red Brought from the north direction will 
proceed to the east direction and therefore the 
rotation continue through whole cycle [4]. The 
condition diagram shows the modification of states 
which occur red throughout the execution in which 
the arrows shows the modification in transition 
time in one condition to a different such as the 
motor rotation some time and the rounded arrows 
shows the exam time so the system may be easily 
tested during maintenance. The related 
RTL(Register Transfer Level) schematic and 
technology schematic views happen to be proven. 
Register-transfer level (RTL) may be the 
abstraction of the design where the modeling of 
synchronous digital circuits is completed with 
regards to the flow of digital signals between 
hardware registers and also the logical operations 
performed on these signals. Field programmable 
gate arrays (FPGAs) are extensively utilized in 
verification of the conceptual design e small 
quantity. It has programmable logic components 
known as Logic blocks along with a hierarchy of 
reconfigurable interconnects that permit the blocks 
to become wired together. The sources utilization 
drastically reduces with PTLC as compared to the 
conventional [5]. 
 
Fig.2.Proposed system flow chart 
III. CONCLUSION 
The device is within just one condition at any given 
time, the condition it's in at any time is known as 
the present condition. It may vary from one 
condition to a different when initiated with a 
triggering event or condition, this really is known 
as transition. A style of an electrical efficient traffic 
light controller with five traffic lights and motor 
continues to be simulated, implemented and tested. 
Mealy machines are utilized to implement the 
machine because outputs signal are controlled 
through the input signals. The functionality of the 
design can be simply enhanced. Field 
programmable gate arrays (FPGAs) are extensively 
utilized in verification of the conceptual design e 
small quantity. The machine continues to be 
designed using VHDL, and implemented on 
hardware using Xilinx Spartans 3E. Hence we are 
able to improve our design by making use of 4 
PTLC in a road junction for much better visibility 
that will reduces using only 20 LEDs and it is 
power efficient, economical and great visibility. In 
conventional traffic light controller you will find at 
least 9 LEDs employed for each roadside so final 
amount of LEDs employed for a road junction are 
36. 
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